Piezoelectric vibration energy harvesting has drawn much interest to power distributed wireless sensor nodes for Internet of Things (IoT) applications where ambient kinetic energy is available. For certain applications, the harvesting system should be small and able to generate sufficient output power. Standard rectification topologies such as the full-bridge rectifier are typically inefficient when adapted to power conditioning from miniaturized harvesters. Therefore, active rectification circuits have been researched to improve overall power conversion efficiency, and meet both the output power and miniaturization requirements while employing a MEMS harvester. In this paper, a MEMS piezoelectric energy harvester is designed and co-integrated with an active synchronized switch harvesting on inductor (SSHI) rectification circuit designed in a CMOS process to achieve high output power for system miniaturization. The system is fully integrated on a nail-size board, which is ready to provide a stable DC power for low-power mini sensors. A MEMS energy harvester of 0.005 cm 3 size, co-integrated with the CMOS conditioning circuit, outputs a peak rectified DC power of 40.6 µW and achieves a record DC power density of 8.12 mW/cm 3 when compared to state-of-the-art harvesters.
the physical and cyber worlds. Harvesting ambient vibration energy for self-powered wireless sensors has received much research interest in recent years [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] . Among the various vibration energy harvesters, piezoelectricity has been widely used due to its high power density and integration with conventional CMOS circuits [12] [13] [14] . During realworld implementations, miniaturization of the entire integrated energy harvesting system has beenone of the key challenges. In addition, the output power from miniaturized harvesters also need to meet requirements to continuously power the sensors and periodically send wireless data [15] [16] [17] . However, output power and the generated voltage from a miniaturized piezoelectric transducer (PT) are usually much lower than macroscopic PTs. Hence an efficient interface circuit is needed to increase the power extraction efficiency while ensuring that miniaturization benefits are not compromised [18] , [19] . A complete vibration energy harvesting system consists of a PT and an interface circuit, which rectifies, manages and regulates the harvested energy to provide a stable DC power supply for load electronics [20] . An system block diagram is shown in Fig. 1a and a miniaturized energy harvesting prototype is fabricated and shown in Fig. 1b . The size of the prototype is 1cm × 1cm × 0.4cm and it consists of In order to rectify the raw power generated from a PT, a fullbridge rectifier (FBR) is widely employed due to its simplicity and stability [20] , [21] . Fig. 2a shows the circuit diagram of a full-bridge rectifier and the associated waveforms. The PT while vibrating is modeled as a current source I P in parallel with a capacitor C P . Some publications include a resistor R P in parallel; however, R P is ignored in this manuscript for simplicity since its resistance is much higher than the impedance of C P at the resonant frequency. Power rectification is typically achieved by a FBR, which consists of four diodes, into a storage capacitor C S . The signal V PT in the waveform is the voltage across the PT. From the waveform, it can be seen that V PT needs to attain either V S + 2V D or −(V S + 2V D ) in order to transfer energy into C S , where V D is the forward voltage drop of the diodes. Hence, V PT needs to be flipped between these two voltage levels for each half period and the energy used to flip V PT is wasted, which is illustrated as fully shaded areas in the I P graph. Assuming the open-circuit voltage amplitude generated from the PT is V OC , the condition for a FBR to start operating is:
If equation (1) is not satisfied, all generated energy is wasted (internally dissipated in the harvester front-end). Even if it is marginally satisfied, most of energy is wasted and the power efficiency is extremely low in this case. A FBR may have acceptable power efficiency while employing a macroscopic PT, which can generate relatively high open-circuit voltage. However, MEMS (microelectromechanical system) energy harvesters have been widely employed for miniaturization in the past decade [22] [23] [24] [25] . if a MEMS PT is employed, the generated voltage can be much lower. For example, assuming V S = 3V and V D = 0.3V, V OC needs to attain 3.6V (or 7.2V peak-to-peak) to be able to turn on the diodes, which can be difficult to achieve for a MEMS PT at low vibration levels. Therefore, in order to increase the extracted power, many active interface circuits have been proposed in recent years [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [40] [41] . Most of these circuits employ inductors and synchronous switches to perform nonlinear energy extraction, such as synchronized switch harvesting on inductor (SSHI), synchronous electric charge extraction (SECE), etc [42] [43] [44] [45] [46] [47] [48] [49] [50] [51] .
Most of previous works are either focused on powerconditioning circuits or PTs; however, there are few works targeting at complete-system integration and miniaturization. This is mainly because miniaturized MEMS PTs usually have low output power and voltage, which make the interface circuits difficult to operate correctly to extract energy and to be self-sustained. Besides, miniaturized MEMS PTs usually have high resonance frequencies (in kHz range), where are not suitable for most environmental vibration sources (usually below 500 Hz). In this paper, a MEMS PT is fabricated and integrated with an SSHI interface circuit implemented in a 0.35µm CMOS process. The SSHI interface circuit significantly increases the rectified power from the PT and the MEMS device is designed with a low resonance frequency (199 Hz), which is comparable with most of state-of-the-art devices with larger sizes. In addition, the high integration of the whole system realizes a nail sized design (∼0.4cm 3 ), suitable for many applications with miniaturization considerations, such as self-powered wireless sensors for Internet of Things (IoT) or biomedical implants. The rest of this paper is organized as follows: Section II models the system and provides output power analysis with comparisons to a passive FBR. Detailed circuit implementations and mechanical characterizations are provided in Section III and Section IV, respectively. Measured results and comparisons with state-ofthe-art vibration energy harvesters are provided in Section V and a conclusion is provided in the last section.
II. OUTPUT POWER MODELING

A. Full-Bridge Rectifier
This section models the full-bridge rectifier (FBR) and analyzes the the DC power transferred into the capacitor C S . The circuit diagram of a FBR is shown in Fig. 2a . While the PT is vibrating, the current source can be expressed as
where ω is the excitation frequency. Hence, the charge generated in a half period is:
If the PT is in an open circuit, the open-circuit zero-peak amplitude can be calculated as:
As a certain amount of charge is wasted to flip V PT between V S +2 V D and −(V S +2V D ), the remaining charge transferred into C S can be expressed as:
Hence, the energy flowing into C S is:
Therefore, the extracted power in this half period is:
It can be found that the maximum power point (MPP) of P F B R is obtained when V S = V OC 2 − V D . The peak power transferred to C S is:
While using active diodes built with low V T H transistors, such as active diodes introduced in [52] , the forward voltage drop of the diodes V D can be ignored. In this case, the peak power can be rewritten as:
B. SSHI Circuit
In order to minimize the wasted charge due to flipping the voltage V PT across the PT, the synchronized switch harvesting on inductor (SSHI) interface circuit has been proposed and implemented to increase the power extraction efficiency [49] . The circuit diagram and the associated waveforms are shown in Fig. 2b . In the SSHI rectifier, an inductor is employed to form an RLC oscillation loop to flip V PT . The pulse signal φ F is synchronously generated and its pulsewidth is adjusted to be a half-pseudo period of the RLC system. During the pulse φ F , V PT is flipped with a loss V F , which can be expressed as:
where the threshold V F is illustrated in Fig. 2b , which represents the voltage loss after one flip. R is the total resistance in the RLC loop, which consists of the DC resistance of the inductor, the ON resistance of switches and other parasitic resistance in wires and contacts. η F is the voltage loss ratio between 0 and 1 and it is expressed as
As V F is the voltage loss after one flip in a half period, the remaining charge flowing into C S is:
Hence, the extracted power is:
The power attains its MPP when V S = V OC η F − V D and the maximum power can be calculated as:
where V D is ignored. Comparing the MPP values in equations (8) and (12), the performance improvement of using a SSHI circuit compared to a FBR can be expressed as:
It can be found that the performance improvement does not depend on excitation level (V OC ), but η F . Hence, we need to increase L or decrease C P or R to obtain a higher performance from a SSHI circuit. The inductance L can be increased in a wide range of inductor selections; however, the DC resistance on an inductor should always be considered since larger L in a given volume usually introduces higher DC resistance. The resistance R can be decreased from the inductor selection and the design of the circuits, especially the analogue switches controlling the inductor shown in Fig. 2b . The C P is the inherent capacitance of the PT; hence, it can only be deceased during MEMS design.
III. SSHI CIRCUIT IMPLEMENTATIONS
This section presents the circuit implementation of a SSHI rectifier and the system architecture is shown in Fig. 3 , which consists of a zero-crossing detection block, a pulse generation block and two analog switches. The analogue switches are built with transistors of size 1500µm/0.5µm. The full bridge rectifier is formed by four off-chip Schottky diodes and the forward voltage drop is around V D ≈ 0.3V. The zero-crossing block aims to find the zero-current moment of I P , which is the right moment to flip V PT . In order to find this moment, two continuous-time comparators are employed to compare the both electrodes of the PT, V P and V N , with a reference voltage V re f . While I P is close to zero, the diodes of the FBR are just about to turn OFF. At this moment, one of V P and V N is close to −V D and the other one is close to V S + V D . The reference voltage V re f is set slightly higher than −V D to detect the moment while one of V P and V N leaves −V D and this is the moment while I P is close to zero. In this work, V re f is connected to the ground and this provides a good estimation of voltage flip moment. The outputs of the two comparators are ANDed and the signal SY N is a synchronous signal which consists of a rising edge at each zero I P moment. A pulse signal φ F is then generated according to each rising edge of SY N to control the analog switches to flip V PT . The pulse of φ F should be adjusted to be a half pseudo-period of the RLC oscillation system to achieve the maximum voltage flipping efficiency.
The pulse generation block aims to generate the fixed-width pulse signal, φ F from SY N and the circuit diagram is shown in Fig. 3 . This pulse generator is an AND gate where the signal SY N is ANDed with the delayed and inverted version of itself. The delay is achieved using two weak inverters charging up capacitors. The total capacitance formed by 6 onchip capacitors can be adjusted by a 6-bit signal controlling the six switches C 5 to C 0 . This 6-bit signal can be set externally to adjust the capacitance. The resulting pulse width of φ F is adjustable over a range from 2 to 70µs with step of 1.1µs. With the help of this block, a pulse φ F is generated with its pulsewidth adjusted to a half pseudo-period of the RLC oscillation loop, which approximately equals to 2π √ LC. This pulse signal then closes the RLC loop to flip the voltage V PT . For a specific PT, this is a one-time configuration to match the generated pulsewidth with the half pseudo-period. When the PT is replaced by another PT with a different C P capacitance, the 6-bit signal needs to be externally configured again since the half pseudo-period with this new PT is different. After the one-time adjustment is done, the capacitor array does not need to be configured again as long as the same PT is employed. However, due to the voltage and temperature variations, the generated pulsewidth with this configuration may vary to cause a slight mismatching with the half pseudoperiod. In this case, performance will be degraded with a lower voltage flip efficiency. When the system is at the cold state, the SSHI rectifier is not operational due to the lack of a V D D supply. The rectifier simply works as a passive FBR until the storage capacitor, C S , is charged to a certain voltage level to provide a stable DC supply to the autonomous energy harvesting system. Once a V D D is available, the SSHI rectifier starts operating.
The next section presents the design and the modeling of a piezoelectric energy harvester in MEMS process, which is integrated with the CMOS SSHI circuit in following experiments for power measurements. The SSHI is designed and fabricated in 0.35µm HV CMOS process and the optical die photo is shown in Fig. 3 . The active area of the SSHI circuit is around 0.15mm 2 .
IV. MEMS VIBRATION ENERGY HARVESTER
The MEMS vibration energy harvester employed for the integration was an in-house device developed using the classical plain cantilever topology and an AlN (aluminium nitride) on SOI (silicon on insulator) process.
The FEA (finite element analysis) simulation of the 3.5 mm wide and long cantilever design is shown in figures 5a to 5c. The natural frequency of the micro-cantilever, where 50% of the beam length is occupied up by proof mass, is predicted at 202 Hz as shown in figure 5a .
The micro-cantilevers can be driven to experience approximately 20 MPa of peak stress at 10g of acceleration loading on the proof mass and exhibiting a peak displacement amplitude of about 70 µm as shown in figure 5b . This level of shuttle travel is relatively large for typical MEMS oscillators, which requires a deep cavity chip carrier to accommodate the silicon device. The induced stress across the beam length is shown in figure 5c .
The MEMS fabrication process is shown in Fig. 5d . The fabricated devices were made up of a stack of materials consisting of: 10 µm thick doped silicon as the device layer with 0.5 µm thick AlN piezoelectric layer on top and a further 1 µm thick Al top electrode layer on top of AlN. The proof mass was achieved using un-etched regions of the 400 µm thick silicon handle wafer underneath the device silicon. The device is placed in a custom laser-cut, leadless chip carrier for testing.
Due to the thin substrate layer (10µm) and its ceramic material (Silicon), the MEMS PT is very fragile at high excitation levels, especially at its resonant frequency. This limits its peak output power, which will be shown in the Section V. However, the small size makes it suitable to be co-integrated in a miniaturized system, such as the nail-size energy harvesting system proposed in this paper. With the high-efficiency SSHI interface circuit, the output power is significantly increased to compensate the drawback due to low excitation tolerance. This system can be employed to power wireless sensors, which are implemented where vibration excitation level is low.
V. EXPERIMENTS
This section presents the measured output power of the MEMS cantilevered PT with a resistive load, a full-bridge rectifier (FBR) and a SSHI circuit. First, the mechanical specifications, optimal resistive load and AC output power consumed in a matched resistive load are measured. The cantilevered MEMS PT is assembled into a custom laser-cut leadless chip carrier (LCC44); the chip carrier and the MEMS cantilever are shown in Fig. 1b . During the measurements, the chip carrier containing the PT is placed on a shaker excited at the natural frequency of the PT. In order to measure the AC output power consumed in a impedance-matched resistive load, the natural frequency should first be found. Fig. 6a shows the measured open-circuit voltage amplitude, noted as V OC , over a range of excitation frequencies. From this figure, the natural frequency of the micro cantilever is found to be around 199Hz. After finding the natural frequency, the PT is then excited at its resonance and connected to a variable resistor to find the optimal resistive load matching the internal impedance of the PT. The power consumed in the variable resistor is calculated and the results are shown in Fig. 6b . The resistance is swept from 100 k to 600 k and the AC power is found to attain its peak while the load is at around 260 k. Then, the load resistor is kept at 260 k by changing the excitation level to find the AC output power under different excitation levels. The results are shown in Fig. 6c and the maximum AC output power is found to be 22.1µW at 3m/s 2 .
The MEMS PT is then integrated with a FBR and a SSHI circuit to measure the rectified DC power. The FBR is implemented with four off-chip Schottky diodes and the SSHI circuit is implemented in a CMOS process. The forward voltage drop of the diode is measured at around 0.2V. Fig. 7 shows the measured waveforms of signals V PT , SY N and φ F while using the FBR and using the SSHI circuit with three different inductor values. While using a passive FBR, the voltage V PT is slowly flipped by the generated energy to overcome the thresholds. In this case, most of generated energy is wasted and only the energy while the V PT attains its top and bottom limits can be extracted. In the following three figures, the SSHI circuit is employed with different inductor values. It can be seen that the voltage V PT is correctly flipped for this half period and the signal SY N is synchronously generated to flip V PT . While using an inductor with higher inductance, 
TABLE I PERFORMANCE COMPARISON WITH STATE-OF-THE-ART
the voltage flipping efficiency is increased, which has been studied in equation (9) . Fig. 8a shows the output power under a given excitation level while varying the output DC voltage V S , which is the voltage across the energy storage capacitor C S connected at the output of the FBR and the SSHI circuit. During the measurements, the excitation level is 1.2m/s 2 , which corresponds to an open-circuit voltage amplitude at V OC = 2V. Under this excitation level, the FBR can achieve its MPP (maximum power point) while V S = 0.9V and the peak power is 1.8µW. While integrating the SSHI circuit with a 0.1mH inductor, the peak power is increased to 6.2µW when V S = 3V. The peak output power achieves 8.8µW, 11.6µW and 14.1µW while the inductor is chosen at 220µH, 470µH and 1mH, respectively. Compared with the performance using a FBR, the output power while integrating the SSHI with the MEMS energy harvester is increased by 3.4×, 4.9×, 6.4× and 7.8×, respectively, under the 1.2m/s 2 excitation with a 1mH inductor. According to the performance improvement equation obtained in (13), the voltage flip loss ratios for these four inductor values can be calculated as η 0.1mH ≈ 0.59, η 0.22mH ≈ 0.41, η 0.47mH ≈ 0.31 and η 1mH ≈ 0.25, respectively. Comparing with the waveforms obtained in Fig. 7 , the measured voltage flip losses for different inductor values approximately match the theoretical values obtained with (13) . Fig. 8b shows the output power under a range of excitation levels up to 3m/s 2 , which corresponds to an open-circuit voltage of V OC = 5.2V. During the measurements, the output voltage is fixed at V S = 4V. From the results, it can be seen that the FBR can only extract energy under high excitation levels from 2.5m/s 2 as it sets a high threshold due to the high V S value. Hence, the maximum output power while using a FBR is only 7µW. While the SSHI circuit is employed, the output power is significantly increased to 32µW with a 100µH inductor. This value is further increased to 40.6µW with a 1mH inductor due to higher voltage flipping efficiency. Therefore, the SSHI circuit improves the energy extraction performance by 5.8× compared to the FBR. Table I compares the work presented in this paper with prior publications. The second column shows the techniques used in each work and the following columns show the piezoelectric transducers used in experiments, operating frequency, internal capacitance of PTs, peak output power and the volume of PTs, respectively. The last column shows the power density (mW/cm 3 ) by dividing the peak output power by the PT size. According to the table, the proposed the work presented in this paper shows the highest power density at 8.12mW/cm 3 , which is higher than all other prior cited works. The high power density is achieved due to the custom MEMS PT and the highly efficient SSHI interface circuit. The compact design of the energy harvesting system also allows it to be implemented in miniaturized self-powered systems.
VI. CONCLUSION
This paper presents the integration of a MEMS piezoelectric energy harvester and a CMOS SSHI interface circuit to provide a peak DC output power of 40.6μW with a record power density at 8.12mW/cm 3 . The piezoelectric transducer (PT) is fabricated in a MEMS process with AlN as the piezoelectric material and the CMOS circuit is implemented in a 0.35µm HV (high-voltage) CMOS process. Due to the integration of a MEMS PT and a CMOS circuit, the overall system volume of an energy harvesting system can be significantly decreased to sub-cm 3 scale including all off-chip components. In addition, with the MEMS PT and the CMOS circuit, the measured DC output power is as high as 40.6µW with the power improvement of 5.8× compared to a passive FBR. This demonstration shows a pathway towards miniaturized vibration-powered wireless sensor solutions as an enabling technology for the Internet of things paradigm.
